意昂体育|意昂体育官方网站

    Search...
    ISA: LoongArch
    Support
    Open Source Resources

    LS3A5000 (Industrial Grade) Specification

    Frequency

    1.5GHz/2.0GHz

    Processor core

    based on LoongArch ISA； supporting 128/256-bit vector instructions； 4-issue out-of-order execution； 4 fixed-point units，2 vector units，and 2 memory access units

    High-speed cache

    Each processor core contains a 64KB private L1 instruction cache and a 64KB private L1 data cache. Each processor core contains a 256KB private L2 cache. All processor cores share a 16MB L3 cache.

    Memory controller

    Two 72-bit DDR4-2400 controllers; Supporting ECC

    High-speed I/O

    2个HyperTransport3.0 controllers；Supporting CC-NUMA

    Other I/O

    1 SPI，1 UART，2 I2Cs，and 16 GPIO interfaces

    Power management

    Supporting dynamic shutdown of the clocks of main modules；supporting dynamic frequency scaling in main clock domains；supporting dynamic voltage scaling in main voltage domains

    Maximum power consumption

    12W@1.5G，22W@2.0G

    LS3A5000 (Industrial Grade) Manual

    LS3A5000 (Industrial Grade) Application